Where Will Chiplets Head in 2025?
High-performance computing needs expected to drive growth of multi-die packages, particularly 3D.
By Spencer Chin, DesignNews (January 17, 2025)
For the past few years, chiplets have held the promise of giving design engineers the flexibility to package multiple chips and handle diverse technologies, but issues such as standards, production infrastructure, and testing have been obstacles. One industry insider believes there will be measurable progress this year resolving these issues, particularly as the high-perfomance computing needs dictate more robust, flexible packaging solutions than traditional monolithic system-on-chip approaches.
In an interview with Design News, Michael Posner, Vice President of Product Management at Synopsys, predicts that as much as half of the new applications in high-performance computing will involve multi-die designs, which include chiplets.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- IMAPS CHIPcon Recap – What You Need to Know About Chiplets in 2025
- Why chiplets will transform electronic system design
- TSMC to Provide 3DIC Integration for AI Chips in 2027, Featuring 12 HBM4 and Chiplets Manufactured with A16
- Glass, chiplets will propel advanced IC substrate market, says Yole
Latest News
- Xanadu and EV Group partner to build industrial-scale photonic quantum hardware
- AI Optical Interconnect Boom Drives U.S. Firms to Expand Southeast Asia Outsourcing, Opening the Door for Cross-Industry Entrants
- GlobalFoundries accelerates adoption of co-packaged optics for advanced AI data centers with SCALE optical module solution
- TSMC SoIC roadmap targets 2029 chip stacking
- Applied Materials Broadens Advanced Packaging Portfolio with Acquisition of NEXX