TSMC to Provide 3DIC Integration for AI Chips in 2027, Featuring 12 HBM4 and Chiplets Manufactured with A16
By Trendforce (September 5, 2024)
Jun He, Vice President of Advanced Packaging Technology and Service at TSMC, stated that 3D IC is a crucial method for integrating AI chip memory with logic chips.
According to a report from TechNews, regarding the development of 2.5D CoWoS advanced packaging, which integrates eight chiplets, TSMC will use the A16 advanced process to manufacture the chiplets, and integrated them with 12 HBM4, which is expected to be launched in 2027.
Reportedly, in his speech at the Semicon Taiwan 2024 “3D IC / CoWoS for AI Summit,” He noted that the global semiconductor market is projected to become a trillion-dollar industry by 2030, with HPC and AI being the key drivers, accounting for 40% of the market, which also make AI chips crucial drivers for 3D IC packaging.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- AI and Chiplets Prominent at TSMC OIP 2025
- Executive Outlook: Chiplets, 3D-ICs, and AI
- Understanding 3DIC, Heterogeneous Integration, SiP, and Chiplets at Once
Latest News
- AI Optical Interconnect Boom Drives U.S. Firms to Expand Southeast Asia Outsourcing, Opening the Door for Cross-Industry Entrants
- GlobalFoundries accelerates adoption of co-packaged optics for advanced AI data centers with SCALE optical module solution
- TSMC SoIC roadmap targets 2029 chip stacking
- Applied Materials Broadens Advanced Packaging Portfolio with Acquisition of NEXX
- AI Competition Turns into a Supply Chain Arms Race, Tightening Advanced Packaging and 3nm Capacity