Breaking Boundaries: Chiplet Interconnects, SDVs & electronica 2024
On this episode of Embedded Insiders, Editor-in-Chief, Ken Briodagh, sits down with Patrick Soheili and Kevin Donnelly of Eliyan to highlight the company's new Chiplet Interconnect PHY at 64Gbps in 3nm Process. The multi-die interconnect evolution marches on and Eliyan is getting a lot of attention for its ability to deliver performance and bandwidth like this in either standard or advanced packaging.
To read the full article, click here
Related News
- Sarcina pioneers next-generation UCIe-A/S chiplet interconnects for AI systems
- How do UCIe and BoW interconnects support generative AI on chiplets?
- How can in-package optical interconnects enhance chiplet generative AI performance?
- How does UCIe on chiplets enable optical interconnects in data centers?
Latest News
- Xanadu and EV Group partner to build industrial-scale photonic quantum hardware
- AI Optical Interconnect Boom Drives U.S. Firms to Expand Southeast Asia Outsourcing, Opening the Door for Cross-Industry Entrants
- GlobalFoundries accelerates adoption of co-packaged optics for advanced AI data centers with SCALE optical module solution
- TSMC SoIC roadmap targets 2029 chip stacking
- Applied Materials Broadens Advanced Packaging Portfolio with Acquisition of NEXX