When Can I Buy A Chiplet?
Progress is being made in the development of a chiplet ecosystem, but there are many barriers that must be overcome before a thriving marketplace can exist.
By Brian Bailey, Semiconductor Engineering | July 17th, 2025
One year ago, Semiconductor Engineering conducted its first roundtable to find out the true state of the industry for chiplets. At that event, it was stated that no chiplet had ever been reused in a design for which it was not initially intended. How much has changed over the past year? Returning from last year were Mark Kuemerle, vice president of technology for Marvell; Letizia Giuliano, vice president for product marketing and management at Alphawave Semi; Hee-Soo Lee, HSD segment lead for Keysight; Mick Posner, senior product group director for Cadence’s Compute Solutions Group; and Rob Kruger, product management director for Synopsys’ multi-die strategy solutions group. What follows are excerpts from a roundtable discussion held at this year’s Design Automation Conference.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Cadence to Buy Artisan to Support Chiplet, 3D IC Future
- Chiplet Technology in Automotive Applications: A Cost-Effective Path to Advanced Electronics
- Alphawave Semi Showcases Advances in PCIe Over Optics and Chiplet Integration at SC25
- CHASSIS: European mobility, semiconductor, and software heavyweights team up with research in joint initiative for automotive chiplet technology
Latest News
- Lam Research and CEA-Leti Expand Research and Development Collaboration to Advance Fabrication of Specialty Technologies
- Marvell Completes Acquisition of Celestial AI
- Chiplet Summit Announces Keynote Speakers
- CoAsia SEMI Commences Supply of 3D IC SoCs: Korea’s First Case, Positioning 3D IC as the Next HBM
- Eliyan Secures $50 Million in Strategic Investments from Leading Hyperscalers and AI Infrastructure Providers to Accelerate Scalable AI Systems