First Forays Into True 3D-IC Designs
Risk is high for pioneers of chiplet stacking, but the rewards could be significant. This will get easier, though.
By Ed Sperling, Semi Engineering | September 25th, 2025
Semiconductor Engineering sat down to discuss initial forays into 3D-ICs and what problems early adopters will encounter, with John Ferguson, senior director of product management at Siemens EDA; Mick Posner, senior product group director for chiplet at IP solutions in Cadence‘s Compute Solutions Group; Mo Faisal of Movellus; Chris Mueth, new opportunities business manager at Keysight Technologies, and Amlendu Shekhar Choubey, senior director of product management for Synopsys‘ 3D-IC compiler platform.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Ansys Enables 3D Multiphysics Visualization of Next-Generation 3D-IC Designs with NVIDIA Omniverse
- Ansys Thermal and Multiphysics Solutions Certified for Intel 18A Process and 3D-IC Designs
- SEMIFIVE Strengthens AI ASIC Market Position Through IPO “Targeting Global Markets with Advanced-nodes, Large-Die Designs, and 3D-IC Technologies”
- Keysight Unveils 3D Interconnect Designer for Chiplet and 3DIC Advanced Package Designs
Latest News
- NLM Photonics Samples Silicon Organic Hybrid PICs Manufactured at GlobalFoundries
- Avalanche Technology and NHanced Semiconductors Leverage Advanced 2.5D Integration to Bring Optimal SWaP and Reliability to Rad-Hard FPGAs
- Open EU Foundry status granted to innovative chiplet facility
- Siluxtek and GlobalFoundries Forge a Deep Strategic Partnership to Mass-Produce 200G/Lane Silicon Photonic Receiver Chips, Paving the Way for the Industrial Revolution of AI Computing Interconnects
- Lightwave Logic High-Speed Modulator Platform Now Available in GDS Factory PDK for GlobalFoundries Silicon Photonics Platform