A sneak peek at chiplet standards
By Majeed Ahmad, EDN (September 4, 2023)

The scaling of system-on-chip (SoC) architectures is hitting the wall, paving the way for die-to-die interconnect in heterogenous single-package systems commonly known as chiplets. But while these chiplet-optimized interconnect technologies are gaining significant traction, they are still in their infancy.
That makes chiplet interconnect standards crucial for the new multi-die semiconductors era. Below is a brief outline of three standards that are considered critical in the present evolution of chiplets. These standards will likely play a vital role in creating an open chiplet ecosystem.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Chiplets Reach an Architectural Turning Point – Menta at Chiplet Summit 2026
- 400Gbps/800Gbps IOWN APN demonstration at OFC2024 by multi-vendor products leveraging photonics-electronics convergence device and open standards
- A closer look at Arm’s chiplet game plan
- Opportunities Unleashed by Chiplet Technology: A New Era for the Semiconductor Industry
Latest News
- NLM Photonics Samples Silicon Organic Hybrid PICs Manufactured at GlobalFoundries
- Avalanche Technology and NHanced Semiconductors Leverage Advanced 2.5D Integration to Bring Optimal SWaP and Reliability to Rad-Hard FPGAs
- Open EU Foundry status granted to innovative chiplet facility
- Siluxtek and GlobalFoundries Forge a Deep Strategic Partnership to Mass-Produce 200G/Lane Silicon Photonic Receiver Chips, Paving the Way for the Industrial Revolution of AI Computing Interconnects
- Lightwave Logic High-Speed Modulator Platform Now Available in GDS Factory PDK for GlobalFoundries Silicon Photonics Platform