Chiplets diary: JEDEC’s tie-up with OCP bears first fruit
While the Universal Chiplet Interconnect Express (UCIe) standard for die-to-die interconnect is getting a lot of attention, significant work is also being carried out on another design front: electronic part integration in chiplets. JEDEC, which joined hands with the Open Compute Project Foundation (OCP) in late 2022 to standardize chiplet part descriptions by establishing a framework for the transfer of technology captured in an OCP-approved specification, has provided details about the first major outcome of this collaboration.
The two organizations have jointly announced the integration of OCP’s Chiplet Data Extensible Markup Language (CDXML) and JEDEC’s JEP30 PartModel Guidelines. They claim that integrating CDXML into JEP30 will provide chiplet designers with standardized chiplet part descriptions electronically. “The integration of JEDEC JEP30 and OCP CDXML will create a unified platform that revolutionizes chiplet and electronic part integration,” said Michael Durkan, JEDEC Task Group Chair and PartModel Sponsor.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Blogs
- Synopsys and Alchip Collaborate to Streamline the Path to Multi-die Success with Soft Chiplets
- Cadence Transforms Chiplet Technology with First Arm-Based System Chiplet
- Accelerating Automotive SoC Design with Chiplets
- Alphawave Semi and Arm Accelerate Scalable Computing with CSA-Compliant Chiplets
Latest Blogs
- Thermal Advances Driving Next-Gen AI Chip Design
- Designing the Future: How 3DIC Compiler Is Powering Breakthroughs Across the MultiDie Design Landscape
- Building out the Photonic Stack
- 2026 Predictions: System-Level Design, AI-Native Workflows, and the Rise of Multi-Die Compute Fabrics
- Accelerating Chiplet Integration in Heterogeneous IC Package Designs