On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
By Debendra Das Sharma, Swadesh Choudhary, Peter Onufryk (Intel) and Robert Pelt (AMD)
On Package Memory with Universal Chiplet Interconnect Express (UCIe): A Low-Power, High-Bandwith, Low-Latency and Low-Cost Approach
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related Videos
- Pat Gelsinger on the Universal Chiplet Interconnect Express (UCIe)
- Keysight Expands Chiplet Interconnect Support with UCIe 2.0 & BoW
- On-Package Chiplet Innovations with UCIe
- Universal Chiplets Interconnect Express basics understanding
Latest Videos
- Cadence & Samsung: Chiplet Ecosystem Innovation for Edge AI | CadenceLive 2026
- How to accelerate innovation in IC technology with chiplets and 3D ICs
- Automated Multiphysics for 3D IC Success
- Tying Together Chiplets using Network-on-Chip
- Inside the AI Bottleneck: Data Movement, Chiplets, and System Scaling