Chiplet Interfaces Embrace Failures
Why lane swapping is essential to meet assembly yield.
By Anne Meixner, Semi Engineering | August 12th, 2025
Redundancy in chiplet interfaces is now a prerequisite for achieving sufficient yield in high-performance computing devices, which today are packed with tens of thousands of interconnects. And as the number and density of those interconnects increases, the prospects for yield only worsen.
For more than two decades, high-speed I/O interfaces have included reliability strategies to manage in-field system board failures. For example, the PCI Express 2.0 standard introduced in 2007 included 16 lanes for transactions. But if there was a lane failure then only 8 of those lanes were utilized, cutting the transaction rate in half. Commonly referred to as graceful degradation, this remains a strategy for computing chiplet interfaces such as UCIe.
To read the full article, click here
Related Chiplet
- DPIQ Tx PICs
- IMDD Tx PICs
- Near-Packaged Optics (NPO) Chiplet Solution
- High Performance Droplet
- Interconnect Chiplet
Related News
- Eliyan Ports Industry’s Highest Performing PHY to Samsung Foundry SF4X Process Node, Achieving up to 40 Gbps Bandwidth at Unprecedented Power Levels with UCIe-Compliant Chiplet Interconnect Technology
- Pre-Registration Opens for Chiplet Summit
- Alphawave Semi Drives Innovation in Hyperscale AI Accelerators with Advanced I/O Chiplet for Rebellions Inc
- Top-Down Vs. Bottom-Up Chiplet Design
Latest News
- Lam Research and CEA-Leti Expand Research and Development Collaboration to Advance Fabrication of Specialty Technologies
- Marvell Completes Acquisition of Celestial AI
- Chiplet Summit Announces Keynote Speakers
- CoAsia SEMI Commences Supply of 3D IC SoCs: Korea’s First Case, Positioning 3D IC as the Next HBM
- Eliyan Secures $50 Million in Strategic Investments from Leading Hyperscalers and AI Infrastructure Providers to Accelerate Scalable AI Systems