Heterogeneous 2.5/3D Chip Design Requires Integrated Tools
The latest high performance chips often employ 2.5D and 3D chip technologies like chiplets to deliver their functionality within the required cost, power and performance requirements. Companies are moving from system-based optimization to design-based optimization as system design and packaging become more complex.
Kevin Rinebold, Account Technology Manager for Advanced Packaging at Siemens EDA talked about the changes in the industry and Siemens’ tools that address this space and the Siemens “cockpit.”
Related Videos
- Data Routing In Heterogeneous Chip Designs
- Blue Cheetah BlueLynx for Heterogeneous Integration: 16 Gbps Chiplet Interconnect IP for UCIe & BoW
- Revolutionizing System Design: Impact of Chiplets and Heterogeneous Integration on AI Server
- Chiplets – The next generation chip design trend beyond Moore’s Law
Latest Videos
- The Democratization of Co-Design (DeCoDe) for Energy-Efficient Heterogeneous Computing
- With Moore’s Law Slowing Down—Chiplets Rebooting The Semiconductor Industry, BJ Han - Silicon Box
- Trends in 2025 Chiplet Design
- Custom Tool Development Strategies for Chiplet Reliability
- Imec Automotive Chiplet Forum 2025: Interview with Arm's John Kourentis