Chiplets and the early adopter’s dilemma
A novel PHY may be the answer to the packaging question
By Designing Electronics North America
Early adopters in the chiplet arena face a dilemma. In pursuit of the highest possible performance and density, the most widely discussed chiplet designs depend upon silicon interposers (or their close relatives, embedded silicon bridges) as a substrate for mounting and interconnecting the multiple dice.
Fabricating the inter-die connections on a silicon substrate allows much tighter bump spacing and line spacing, meaning more possible connections per millimeter of die edge, and hence greater inter-die bandwidth per millimeter of die edge. Also, for a given interconnect electronics, silicon offers a higher data rate than conventional organic substrates. For datacenter CPUs and GPUs, where density and performance are non-negotiable and price is secondary, the common belief has been, as one vendor recently said, “without interposers there can be no chiplets.”
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related News
- Faraday Unveils 2.5D/3D Advanced Package Service for Chiplets
- A methodology for turning an SoC into chiplets
- Are Chiplets Enough to Save Moore's Law?
- How the Worlds of Chiplets and Packaging Intertwine
Latest News
- Qualcomm Completes Acquisition of Alphawave Semi
- Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology
- Avnet ASIC and Bar-Ilan University Launch Innovation Center for Next Generation Chiplets
- SEMIFIVE Strengthens AI ASIC Market Position Through IPO “Targeting Global Markets with Advanced-nodes, Large-Die Designs, and 3D-IC Technologies”
- FormFactor Expands Silicon Photonics Test Capabilities With Acquisition of Keystone Photonics