Foundry 2.0 – the New Path Forward for Moore’s Law
May 11, 2025
NHanced Semiconductor president Robert Patti’s presentation at the recent SEMIEXPO Heartland in Indianapolis, IN described the critical role of advanced packaging in continuing the progress of Moore’s Law in semiconductor development. Following is a summary of his presentation.
In Gordon Moore’s seminal paper, he predicted a ‘Day of Reckoning’ for semiconductor scaling. That day has arrived. However, as predicted, there is another path forward for semiconductors to continue progress without relying solely on ever-shrinking devices. Advanced packaging is that new path, and it is at the heart of a new industry model known as Foundry 2.0.
To read the full article, click here
Related Chiplet
- Interconnect Chiplet
- 12nm EURYTION RFK1 - UCIe SP based Ka-Ku Band Chiplet Transceiver
- Bridglets
- Automotive AI Accelerator
- Direct Chiplet Interface
Related Blogs
- Chiplet Summit 2024: Opportunities, Challenges, and the Path Forward for Chiplets
- The Chiplet Center of Excellence sets new standards for the automotive industry
- A look back at the Automotive Chiplet Forum 2025
- Cadence Recognized for Accelerating AI and 3D-IC Applications by Samsung Foundry
Latest Blogs
- Thermal Management in 3D-IC: Modeling Hotspots, Materials, & Cooling Strategies
- 3D Chips: Socionext Achieves Two Successful Tape-Outs in Just Seven Months
- Intel Foundry Collaborates with Partners to Drive an Open Chiplet Marketplace
- 3D-IC Packaging: Wafer Stacking, Hybrid Bonding, and Interposer/RDL Techniques
- Through-Silicon Vias (TSVs): Interconnect Basics, Design Rules, and Performance